# BANYAN-BASED SWITCHES 

HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley

H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh

## INTRODUCTION

## Multistage Network

- First in circuit switched telephone networks
- To aim nonblocking with less crosspoints than a crossbar


## Banyan network

- Exactly one path from any input to any output
- 4 classes
a) Shuffle-exchange (Omega)

(a)

(c)

(b)

(d)


## INTRODUCTION

## Banyan network principal properties

- Stages $=\mathrm{n}=\log _{2} \mathrm{~N}$, Nodes per stage = N/2
- Self routing: one bit check in each step
- Regularity: Attractive for VLSI implementation



## INTERNAL BLOCKING

## Internal blocking

- Cell is lost due to the contention on a link inside the network
- Can not occur in banyan networks if
- There is no idle input between any two active inputs
- Destination address of cells are sorted
- The need for sorting network


(a)

(b)


## BATCHER SORTING NETWORK

## Merge network

- Consists of 2*2 sorting elements
- Partial sort
- Merge2
- Merge4
- Merge8

- MergeN contains ( $\mathrm{NLog}_{2} \mathrm{~N}$ )/2 SEs


## Batcher sorting network

- A series of merge networks
- 8*8: merge2 $\rightarrow$ merge4 $\rightarrow$ merge8
- N*N batcher network
- $\left(\mathrm{NLog}_{2} \mathrm{~N}\right)\left(\log _{2} \mathrm{~N}+1\right) / 4$ SEs
- $1+2+\ldots+\log _{2} \mathrm{~N}=\left(\log _{2} \mathrm{~N}\right)\left(\log _{2} \mathrm{~N}+1\right) / 2$ Stages



## BATCHER SORTING NETWORK

$64 \times 64$ Batcher network

$64 \times 64$ Banyan network


# OUTPUT CONTENTION 

 RESOLUTION
## Output contention resolution algorithms

- Three phase method
- Ring reservation method


## Three phase method

- phases
- Request
- Acknowledge
- Data

(a) Phase I: Send and resolve request
- Send source-destination pair through sorting network
- Sort destination in non-decreasing order
- Purge adjacent requests with same destination

(b) Phase II: Acknowledge winning ports
- Send ACK with source to ports winning contention
- Route ACK through Batcher-banyan network

(c) Phase III: Send with data
- Acknowledged ports send cells through Batcher-banyan network
- Cells not acknowledged are buffered and retry in the next slot


## OUTPUT CONTENTION RESOLUTION

## Ring reservation method

- A batcher-banyan fabric
- A ring head end (RHE)
- N switch interfaces


## Each switch interface

- Buffering input and output cells
- Competition for reserving output port of the cell
- A counter in each switch interface
- Reset by RHE control signals
- Incremented at each time slot
- Match with output port number $\rightarrow$ output port is reserved


## Advantages

- Fairness
- Can be used for all switch types


## Disadvantage

- N time slots for each arbitration



## THE SUNSHINE SWITCH

## The Sunshine switch

- A batcher sorting network
- k banyan networks in parallel
- More than one path to each destination (k paths)
- Recirculating queue
- T paths in the figure
- If more than k cells have the same output port
- Excess cells are recirculated with a delay
- Batcher network
- Sorts in the order of port \& priority
- The highest priority cell for each port is selected by trap network



## THE SUNSHINE SWITCH

## The sunshine switch

- Control Header
- Is added to each cell by IPC
- Two parts
- Routing part
- A: cell activity (non-emptiness)
- DA: destination address
- Priority part
- QoS: quality of service (priority of cell)
- SP: switch priority (assigned by switch to compensate the recirculation delay)

| A | DA | QOS | SP |
| :---: | :---: | :---: | :--- |
| Routing <br> field | Priority <br> field | A: Activity Bit | DA: Destination Address <br> QOS: Quality of Service |
|  |  | SP: Internal Switch Priority |  |

## DEFLECTION ROUTING

## Deflection

- Two cells contend at a node
- One of them will be routed incorrectly

Works on deflection routing

- Tandem banyan switch
- Shuffle-exchange network with deflection routing
- Dual shuffle exchange network with error-correcting routing


## TANDEM BANYAN SW/TCH

## Tandem banyan switch

- Chain of K banyan networks
- Deflected cells continue into the next banyan network
- Correctly routed cells go to output buffers
- One added banyan network $\rightarrow$ one order of magnitude reduction in deflections



## TANDEM BANYAN SW/TCH

## Tandem banyan switch

- Switching header
- Activity bit: a
- Conflict bit: c
- Priority field: P
- Address field: D
- For two cells 1,2 in the same stage s:

1. If $a_{1}=a_{2}=0$, then take no action, i.e., leave the switch in the present state.
2. If $a_{1}=1$ and $a_{2}=0$, then set the switch according to $d_{s 1}$.
3. If $a_{1}=0$ and $a_{2}=1$, then set the switch according to $d_{s 2}$.
4. If $a_{1}=a_{2}=1$, then:
(a) If $c_{1}=c_{2}=1$, then take no action.
(b) If $c_{1}=0$ and $c_{2}=1$, then set the switch according to $d_{s 1}$.
(c) If $c_{1}=1$ and $c_{2}=0$, then set the switch according to $d_{s 2}$.
(d) If $c_{1}=c_{2}=0$, then:
i. If $P_{1}>P_{2}$, then set the switch according to $d_{s 1}$.
ii. If $P_{1}<P_{2}$, then set the switch according to $d_{s 2}$.
iii. If $P_{1}=P_{2}$, then set the switch according to either $d_{s 1}$ or $d_{s 2}$.
iv. If one of the cells has been misrouted, then set its conflict bit to 1

## SHUFFLE-EXCHANGE NETWORK WITH DEFLECTION ROUTING

N*N shuffle-exchange network (SN)

- Stages $=\mathrm{n}=\log _{2} \mathrm{~N}$
- SEs per stage $=\mathrm{N} / 2$
- SE labels: numbers with $\mathrm{n}-1$ bits length
- SE input (output) labels: 1 bit numbers
- How SE forwards cells
- The cell with a 0 in i'th destination address bit goes to output 0
- The cell with a 1 in i'th destination address bit goes to output 1
- Network connections:
- Consider binary lebels represented in form $\left(a_{1} a_{2} \ldots\right)$
- Output $a_{n}$ of node $X=\left(a_{1} a_{2} \ldots a_{n-1}\right) \rightarrow$ input $a_{1}$ of node $Y=\left(a_{2} a_{3} \ldots a_{n}\right)$
- This link is represented as $<a_{n}, a_{1}>$


$$
a_{2} a_{3} \ldots a_{n-1}=b_{1} b_{2} \ldots b_{2}
$$

## SHUFFLE EXCHANGE NETWORK WITH DEFLECTION ROUTING

## The path from input to output

- Is determined by:
- Source address $s_{1} s_{2} \ldots s_{n}$
- Destination address $\mathrm{d}_{1} \mathrm{~d}_{2} \ldots \mathrm{~d}_{\mathrm{n}}$

$$
\begin{array}{rc}
S=s_{1} \ldots s_{n} \\
& \xrightarrow{\left\langle-, s_{1}\right\rangle} \\
& \left(s_{2} \ldots s_{n}\right) \\
\xrightarrow{\left\langle d_{2}, s_{3}\right\rangle} & \ldots \\
\xrightarrow{\left\langle d_{i}, s_{i+1}\right\rangle} & \ldots \\
\xrightarrow{\left\langle d_{n}, 0\right\rangle} & \xrightarrow{\left\langle d_{i-1}, s_{i}\right\rangle} \\
& d_{1} \ldots d_{n}=D .
\end{array} \xrightarrow{\left\langle d_{1}, s_{2}\right\rangle}\left(s_{i+1} \ldots s_{n} d_{1} \ldots d_{i-1}\right)
$$

- An example: $\mathrm{S}=001$ and $\mathrm{D}=101$

$$
\begin{aligned}
001 \xrightarrow{<-, 0\rangle} 01 \xrightarrow{<1,0\rangle} 11 \xrightarrow{\langle 0,1\rangle} 10 \xrightarrow{\langle 1,0\rangle} 101 \\
\mathrm{~S} \xrightarrow{\left.<-, \mathrm{s}_{1}\right\rangle} \mathrm{s}_{2} \mathrm{~s}_{3} \xrightarrow{\left\langle\mathrm{~d}_{1}, \mathrm{~s}_{2}\right\rangle} \mathrm{s}_{3} \mathrm{~d}_{1} \xrightarrow{\left\langle\mathrm{~d}_{2}, \mathrm{~s}_{3}\right\rangle} \mathrm{d}_{1} \mathrm{~d}_{2} \xrightarrow{\left\langle\mathrm{~d}_{3}, 0\right\rangle} \mathrm{D}
\end{aligned}
$$

- SEs the cell passes
- An string $\mathrm{s}_{2} \ldots \mathrm{~s}_{\mathrm{n}} \mathrm{d}_{1} \ldots \mathrm{~d}_{\mathrm{n}-1}$
- An (n-1) bits window shifting one bit in each stage from left to right


## SHUFFLE EXCHANGE NETWORK WITH DEFLECTION ROUTING

## State of the traveling cell

- Pair (R,X)
- R: Current routing tag
- X: Label of SE which cell resides
- First state: $\left(\mathrm{d}_{\mathrm{n}} \ldots \mathrm{d}_{1}, \mathrm{~s}_{2} \ldots \mathrm{~s}_{\mathrm{n}}\right)$
- State transition (self routing algorithm):

$$
\left.\left.\begin{array}{rl}
\left(r_{1} \ldots r_{k}, x_{1} x_{2} \ldots x_{n-1}\right) \\
\text { input label } x_{n}
\end{array}\right) \stackrel{\text { exchange }}{\Longrightarrow}\left(r_{1} \ldots r_{k-1}, x_{1} x_{2} \ldots x_{n-1}\right)\right)
$$

- Routing bit is removed after each transition
- Final state: $\left(d_{1} \ldots d_{n-1}\right)$


## Deflected cells

- Routing tag is reset to $d_{n} \ldots d_{1}$
- Network is extended to have more than n stages


## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## SN with deflection routing (the previous scheme)

- Highly inefficient: Routing must be restarted for deflected cell:

- Desired network behavior:

- Dual shuffle-exchange network
- A shuffle-exchange network (SN)
- An unshuffle-exchange network (USN)
- Mirror of SN network
- An $8 * 8$ example of USN:



## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## USN: mirror image of SN

## Similar rules as SN:

- SE connections:


$$
a_{1} a_{2} \ldots a_{n-2}=b_{2} b_{3} \ldots b_{n-1}
$$

- Paths from inputs to outputs:

$$
\begin{array}{rll}
S=s_{1} \ldots s_{n} \\
& \\
& \xrightarrow{\left\langle-, s_{n}\right\rangle} & \left(s_{1} \ldots s_{n-1}\right)
\end{array} \begin{array}{ll}
\left\langle d_{n-1}, s_{n-2}\right\rangle \\
& \xlongequal{\left\langle d_{n}, s_{n-1}\right\rangle} \\
& \xlongequal{\left\langle d_{i+2}, s_{i+1}\right\rangle} \\
& \left(d_{n} s_{1} \ldots s_{n-2}\right) \\
& \left(d_{i+2} \ldots d_{n} s_{1} \ldots s_{i}\right) \\
& \xrightarrow{\left\langle d_{1}, 0\right\rangle}
\end{array}
$$

- SEs the cell passes
- An string $d_{2} \ldots d_{n} s_{1} \ldots s_{n-1}$
- An (n-1) bits window shifting one bit in each stage from right to left
- Traveling cell state diagram:
- Initial state: $\left(d_{1} \ldots d_{n}, s_{1} \ldots s_{n-1}\right)$
- Final state: $\left(d_{1} \ldots d_{n}\right)$
- Transition:

$$
\left.\left.\begin{array}{rl}
\left(r_{1} \ldots r_{k}, x_{1} x_{2} \ldots x_{n-1}\right) \\
\text { input label } x_{n}
\end{array}\right) \stackrel{\xlongequal{\text { exchange }}}{ } \begin{array}{l}
\left(r_{1} \ldots r_{k-1}, x_{1} x_{2} \ldots x_{n-1}\right) \\
\text { output label } r_{k}
\end{array}\right)
$$

## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## Consider a USN overlaid on a SN

## USN can undo what SN performs

Deflected cell can return to the state before deflection

## Example:



Correcting error of A
000
010
011


## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## Error correction procedure

- Cell state: $\left(r_{1} \ldots r_{k}, x_{1} \ldots x_{n-1}\right)$
- Cell should be sent via link $\left\langle r_{k}, x_{1}\right\rangle$ to the next stage
- It is deflected to link $\left\langle r_{k}^{\prime}, x_{1}\right\rangle$
- It goes to node ( $x_{2} \ldots x_{n-1} r_{k}^{\prime}$ ) in the next stage
- Error correction procedure does not remove the bit $r_{k}$
- Instead, it attaches bit $x_{1}$ to the routing tag
- New state: $\left(r_{1} \ldots r_{k} x_{1}, x_{2} \ldots x_{n-1} r^{\prime}{ }_{k}\right)$
- Then the cell is moved to the USN
- It will be sent via link $\left\langle x_{1}, r_{k}{ }_{k}>\right.$
- It will return to the state before deflection: $\left(r_{1} \ldots r_{k}, x_{1} \ldots x_{n-1}\right)$
- If cell is deflected in the USN, it can be corrected in SN in a similar way


## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## Merging SN and USN

- SN: 2*2 SEs
- USN: 2*2 SEs

- Merged (dual SN): 4*4 SEs


## Labeling

$$
a_{1} a_{2} \ldots a_{n-1}
$$

$$
b_{1} b_{2} \ldots b_{n-1}
$$

$$
a_{1} \ldots a_{n-2}=b_{2} \ldots b_{n-2}
$$

Nodes interconnected by an unshuffle link

- Inputs: $00 . .11$
- Outputs: $00 . .11$
- Unshuffle links: <0a,1b>
- Connect outputs 10 or 11 to inputs 00 or 01 of the next stage
- Shuffle links: <1a,0b>
- Connect outputs 00 or 01 to inputs 10 or 11 of the next stage


## Connections

- Consider two nodes $A=\left(a_{1} \ldots a_{n-1}\right), B=\left(b_{1} \ldots b_{n-1}\right)$
- They are connected via unshuffle link $<0 b_{1}, 1 a_{n-1}>$ if $a_{1} \ldots a_{n-2}=b_{2} \ldots b_{n-1}$
- They are connected via shuffle link $<1 b_{n-1}, 0 a_{1}>$ if $a_{2} \ldots a_{n-1}=b_{1} \ldots b_{n-2}$


## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## States and transitions

- Two routing bits required at each stage
- Destincation: $\mathrm{D}=\mathrm{d}_{1} \ldots \mathrm{~d}_{\mathrm{n}}$
- Initial state:
- $0 \mathrm{~d}_{1} \ldots 0 \mathrm{~d}_{\mathrm{n}}$ (Starting from USN)
- $1 \mathrm{~d}_{\mathrm{n}} \ldots 1 \mathrm{~d}_{1}$ (Starting from SN)
- Cell state: $\left(c_{1} r_{1} \ldots c_{k} r_{k}, x_{1} \ldots x_{n-1}\right)$
- Transitions:
- $\mathrm{c}_{\mathrm{k}}=0 \rightarrow$ unshuffle link
- $\mathrm{c}_{\mathrm{k}}=1 \rightarrow$ shuffle link
- 

$$
\begin{aligned}
& \left(c_{1} r_{1} \ldots c_{k} r_{k}, x_{1} \ldots x_{n-1}\right) \\
& \quad\left\{\begin{array}{lll}
\xrightarrow{\left\langle 0 r_{k}, 1 x_{n-1}\right\rangle} & \left(c_{1} r_{1} \ldots c_{k-1} r_{k-1}, r_{k} x_{1} \ldots x_{n-2}\right) & \text { if } c_{k}=0, \\
\xrightarrow{\left\langle 1 r_{k}, 0 x_{1}\right\rangle} & \left(c_{1} r_{1} \ldots c_{k-1} r_{k-1}, x_{2} \ldots x_{n-1} r_{k}\right) & \text { if } c_{k}=1 .
\end{array}\right.
\end{aligned}
$$

## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

## The algorithm



## DUAL SHUFFLE-EXCHANGE NETWORK WITH ERRORCORRECTING ROUTING

An example
(The previous example)

## State diagram

## Transitions for deflection



State transition of cells A and B

A: $010 \rightarrow(111011,10) \rightarrow(1110,01) \rightarrow(111000,11) \rightarrow(1110,01) \rightarrow(11,10) \rightarrow 101$
B: $\quad 100 \rightarrow(101011,00)->(1010,01)->(10,10)->100$


$$
\begin{aligned}
& \left(c_{1} r_{1} \ldots c_{k} r_{k}, x_{1} \cdots x_{n-1}\right) \\
& \left\{\begin{array}{lll}
\stackrel{\left\langle 0 r, 1 x_{n-1}\right\rangle}{\left\langle 1 r, 0 x_{1}\right\rangle} & \left(c_{1} r_{1} \ldots c_{k} r_{k} 1 x_{n-1}, r x_{1} \ldots x_{n-2}\right) & \text { if } c_{k} r_{k} \neq 0 r, \\
& \left(c_{1} r_{1} \ldots c_{k} r_{k} 0 x_{1}, x_{2} \ldots x_{n-1} r\right) & \text { if } c_{k} r_{k} \neq 1 r .
\end{array}\right.
\end{aligned}
$$

## MULTICAST COPY NETWORKS

## Point-to-multipoint communications

- A copy network (replicates cells)
- A point-to-point switch


## The copy network components

- Running address network (RAN)
- Dummy address encoder (DAE)
- Broadcast banyan network
- Trunk number translator

Acronyms in figure:

- CN: Number of copies
- IR: Index reference
- CI: Copy index
- BCN: Broadcast channel numbeı An example



## MULTICAST COPY NETWORKS

## Broadcast banyan network

- SEs cam replicate cells
- 3 possibilities ( 2 bits needed in cell header):
- Cell goes to output 1
- Cell goes to output 1
- Cell is replicated to both outputs
- Generalized self routing algorithm
- Current bit of all destination addresses are checked at each stage
- All zero $\rightarrow$ cell goes through output 0
- All one $\rightarrow$ cell goes through output 1
- Some zero, some one $\rightarrow$ cell is replicated
- An example



## MULTICAST COPY NETWORKS

## Broadcast banyan network

- Generalized self routing algorithm
- Problems
- A variable number of destination addresses
- Must be recorded in cell header
- Must be checked at SEs at each stage
- Need to be processed for cell header modifications
- Cell path forms a tree $\rightarrow$ more blocking
- Solution
- Boolean interval splitting algorithm


## MULTICAST COPY NETWORKS

## Boolean interval splitting algorithm

- Interval: a set of N -bits numbers between min and max
- Interval represents a set of contiguous destination addresses
- Stage k
- $\min (k-1)=m_{1} \ldots m_{k}$
- $\max (k-1)=M_{1} \ldots M_{k}$
- Self routing at stage $k:^{m_{k} M_{k}=00}$
$\min (k-1)=m_{1} \ldots m_{N}$ $\max (\mathrm{k}-1)=\mathrm{M}_{\mathrm{r}} . . \mathrm{M}_{\mathrm{N}}$
$\mathrm{m}_{\mathrm{k}} \mathrm{M}_{\mathrm{k}}=01$

Cell replication
$\min (k)=\min (k-1)$
$\max (\mathrm{k})=\mathrm{M}_{1} \ldots \mathrm{M}_{\mathrm{k}-1} 011 \ldots 1$

## MULTICAST COPY NETWORKS

## Boolean interval splitting algorithm

- An example




## MULTICAST COPY NETWORKS

## Broadcast banyan network is nonblocking when input cells are

- Monotonic
- Output port sets are sorted
- Concentrated
- No idle inputs exists between active outputs
- An example

$$
\begin{array}{ll}
x_{1}=7 & Y_{1}=\{1,3\} \\
x_{2}=8 & Y_{2}=\{4,5,6\} \\
x_{3}=9 & Y_{3}=\{7,8,10,13,14\}
\end{array}
$$



## MULTICAST COPY NETWORKS

## RAN, DAE

- Encoding process
- RAN, DAE transform copy numbers into a set of monotonic addresses
- Decoding process
- TNT determines the real destinations of copies
- RAN, DAE
- (N/2) $\log _{2} \mathrm{~N}$ adders

- $\log _{2} \mathrm{~N}$ stages
- An example



## MULTICAST COPY NETWORKS

## Concentration

- Eliminate idle inputs between active outputs
- Must be done before broadcast banyan network
- Berfor RAN, or
- After DAE
- A reverse banyan network (RBN) can be used

Route address


Reverse banyan network

## MULTICAST COPY NETWORKS

## Decoding process

- When cell leaves broadcast banyan network,
- The interval in the header is only one address
- This address = min = max
- Copy index = this address - index reference
- TNT assigns the actual address to each copy
- A simple table lookup
- Search key: BCN and Cl



## MULTICAST COPY NETWORKS

## Overflow

- Copy network may not be able to do all copy requests
- An example
- Overflow problems
- Performance
- Unfairness

- Unfairness problem
- Lower numbered inputs will have less overflow
- Solution: CRAN instead of RAN
- Adaptively changes RAN sum starting point




## MULTICAST COPY NETWORKS

## CRAN

- Cell header fields
- Starting indicator (SI)
- Running sum (RS)
- Routing address (RA)
- Initial values
- SI: nonzero only for the starting point
- RS: the number of copies
- RA: 1 if port is active, otherwise 0
- At output, as the result:
- RA has the running sum over activity bits
- A node receiving $\mathrm{SI}=1$
- Ignores its links
- This is propagated
- Shaded node in the figure


## MULTICAST COPY NETWORKS

## CRAN

- Header modification in a node

- The next starting point
- No overflow $\rightarrow$ same as the previous point
- Overflow $\rightarrow$ the first port facing the overflow
- RS updating

$$
\begin{gathered}
\mathrm{SI}_{0}= \begin{cases}1 & \text { if } \mathrm{RS}_{N-1} \leq N \\
0 & \text { otherwise }\end{cases} \\
\mathrm{SI}_{i}= \begin{cases}1 & \text { if } \mathrm{RS}_{i-1} \leq N \text { and } \mathrm{RS}_{i}>N \\
0 & \text { otherwise }\end{cases}
\end{gathered}
$$

- SCN: starting copy number
- Is sent back via feedback paths to input ports
- So they know how many copies to serve

$$
\begin{gathered}
\mathrm{SCN}_{0}=\mathrm{RS}_{0}, \\
\mathrm{SCN}_{i}= \begin{cases}\min \left(N-\mathrm{RS}_{i-1}, \mathrm{RS}_{i}-\mathrm{RS}_{i-1}\right) & \text { if } \mathrm{RS}_{i-1}<N \\
0 & \text { otherwise }\end{cases}
\end{gathered}
$$

## MULTICAST COPY NETWORKS

## Concentration problem



- Solution: an additional RAN before RBN


