BANYAN-BASED SWITCHES

HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh

INTRODUCTION

Multistage Network

- First in circuit switched telephone networks
- To aim nonblocking with less crosspoints than a crossbar

Banyan network

- Exactly one path from any input to any output
- 4 classes
 - a) Shuffle-exchange (Omega)
 - b) Reverse shuffle-exchange
 - c) Narrow-sense banyan
 - d) Baseline







INTRODUCTION

Banyan network principal properties

- Stages = n = Log₂N , Nodes per stage = N/2
- Self routing: one bit check in each step
- Regularity: Attractive for VLSI implementation



INTERNAL BLOCKING

Internal blocking

- Cell is lost due to the contention on a link inside the network
- Can not occur in banyan networks if
 - There is no idle input between any two active inputs
 - Destination address of cells are sorted
- The need for sorting network







(a)

(b)

BATCHER SORTING NETWORK



BATCHER SORTING NETWORK

 64×64 Batcher network

 64×64 Banyan network



OUTPUT CONTENTION RESOLUTION

Output contention resolution algorithms

- Three phase method
- Ring reservation method

Three phase method

- phases
 - Request
 - Acknowledge
 - Data



- (a) Phase I: Send and resolve request
 - Send source-destination pair through sorting network
 - Sort destination in non-decreasing order
 - Purge adjacent requests with same destination



(b) Phase II: Acknowledge winning ports

- Send ACK with source to ports winning contention

- Route ACK through Batcher-banyan network



(c) Phase III: Send with data

- Acknowledged ports send cells through Batcher-banyan network

- Cells not acknowledged are buffered and retry in the next slot

OUTPUT CONTENTION RESOLUTION



 $\sqrt{}$: allowed to send

X : not allowed to send

THE SUNSHINE SWITCH

The Sunshine switch

- A batcher sorting network
- k banyan networks in parallel
- More than one path to each destination (k paths)
- Recirculating queue
 - T paths in the figure
 - If more than k cells have the same output port
 - Excess cells are recirculated with a delay
- Batcher network
 - Sorts in the order of port & priority
 - The highest priority cell for each port is selected by trap network



THE SUNSHINE SWITCH

The sunshine switch

- Control Header
 - Is added to each cell by IPC
 - Two parts
 - Routing part
 - A: cell activity (non-emptiness)
 - DA: destination address
 - Priority part
 - QoS: quality of service (priority of cell)
 - SP: switch priority (assigned by switch to compensate the recirculation delay)



DEFLECTION ROUTING

Deflection

- Two cells contend at a node
- One of them will be routed incorrectly

Works on deflection routing

- Tandem banyan switch
- Shuffle-exchange network with deflection routing
- Dual shuffle exchange network with error-correcting routing

TANDEM BANYAN SWITCH

Tandem banyan switch

- Chain of K banyan networks
- Deflected cells continue into the next banyan network
- Correctly routed cells go to output buffers
- One added banyan network → one order of magnitude reduction in deflections



TANDEM BANYAN SWITCH

Tandem banyan switch

- Switching header
 - Activity bit: a
 - Conflict bit: c
 - Priority field: P
 - Address field: D
- For two cells 1, 2 in the same stage s:
 - 1. If $a_1 = a_2 = 0$, then take no action, i.e., leave the switch in the present state.
 - 2. If $a_1 = 1$ and $a_2 = 0$, then set the switch according to d_{s1} .
 - 3. If $a_1 = 0$ and $a_2 = 1$, then set the switch according to d_{s2} .
 - 4. If $a_1 = a_2 = 1$, then:
 - (a) If $c_1 = c_2 = 1$, then take no action.
 - (b) If $c_1 = 0$ and $c_2 = 1$, then set the switch according to d_{s1} .
 - (c) If $c_1 = 1$ and $c_2 = 0$, then set the switch according to d_{s2} .
 - (d) If $c_1 = c_2 = 0$, then:
 - i. If $P_1 > P_2$, then set the switch according to d_{s1} .
 - ii. If $P_1 < P_2$, then set the switch according to d_{s2} .
 - iii. If $P_1 = P_2$, then set the switch according to either d_{s1} or d_{s2} .
 - iv. If one of the cells has been misrouted, then set its conflict bit to 1

SHUFFLE-EXCHANGE NETWORK WITH DEFLECTION ROUTING

N*N shuffle-exchange network (SN)

- Stages = $n = \log_2 N$
- SEs per stage = N/2
- SE labels: numbers with n-1 bits length
- SE input (output) labels: 1 bit numbers
- How SE forwards cells
 - The cell with a 0 in i'th destination address bit goes to output 0
 - The cell with a 1 in i'th destination address bit goes to output 1
- Network connections:
 - Consider binary lebels represented in form $(a_1a_2...)$
 - Output a_n of node X= $(a_1a_2...a_{n-1}) \rightarrow input a_1$ of node Y= $(a_2a_3...a_n)$
 - This link is represented as <a_n,a₁>



SHUFFLE EXCHANGE NETWORK WITH DEFLECTION ROUTING

The path from input to output

- Is determined by:
 - Source address s₁s₂...s_n
 - Destination address d₁d₂...d_n

$$S = s_{1} \cdots s_{n}$$

$$\xrightarrow{\langle -, s_{1} \rangle} (s_{2} \dots s_{n}) \xrightarrow{\langle d_{1}, s_{2} \rangle} (s_{3} \dots s_{n} d_{1})$$

$$\xrightarrow{\langle d_{2}, s_{3} \rangle} \cdots \xrightarrow{\langle d_{i-1}, s_{i} \rangle} (s_{i+1} \dots s_{n} d_{1} \dots d_{i-1})$$

$$\xrightarrow{\langle d_{n}, 0 \rangle} d_{1} \dots d_{n} = D.$$

• An example: S=001 and D=101

$$001 \xrightarrow{\langle -,0 \rangle} 01 \xrightarrow{\langle 1,0 \rangle} 11 \xrightarrow{\langle 0,1 \rangle} 10 \xrightarrow{\langle 1,0 \rangle} 10^{\circ}$$
$$S \xrightarrow{\langle -,S_1 \rangle} s_2 s_3 \xrightarrow{\langle d_1,s_2 \rangle} s_3 d_1 \xrightarrow{\langle d_2,s_3 \rangle} d_1 d_2 \xrightarrow{\langle d_3,0 \rangle} D$$

- SEs the cell passes
 - An string $s_2...s_n d_1...d_{n-1}$
 - An (n-1) bits window shifting one bit in each stage from left to right

SHUFFLE EXCHANGE NETWORK WITH **DEFLECTION ROUTING**

State of the traveling cell

- Pair (R,X)
- R: Current routing tag
 X: Label of SE which cell resides
- First state: (d_n...d₁, s₂...s_n)
 State transition (self routing algorithm):

$$(r_1 \dots r_k, x_1 x_2 \dots x_{n-1}) \xrightarrow{\text{exchange}} (r_1 \dots r_{k-1}, x_1 x_2 \dots x_{n-1})$$

input label x_n output label r_k

$$\xrightarrow{\text{shuffle}} (r_1 \dots r_{k-1}, x_2 \dots x_{n-1} r_k).$$

- Routing bit is removed after each transition
 Final state: (d₁...d_{n-1})

Deflected cells

- Routing tag is reset to d_n...d₁
 Network is extended to have more than n stages

SN with deflection routing (the previous scheme)

• Highly inefficient: Routing must be restarted for deflected cell:



Desired network behavior:



- Dual shuffle-exchange network
 - A shuffle-exchange network (SN)
 - An unshuffle-exchange network (USN)
 - Mirror of SN network
 - An 8*8 example of USN:



USN: mirror image of SN Similar rules as SN:

SE connections:



 $a_1 a_2 \dots a_{n-2} = b_2 b_3 \dots b_{n-1}$

Paths from inputs to outputs:

$$S = s_1 \dots s_n$$

$$\xrightarrow{\langle -, s_n \rangle} (s_1 \dots s_{n-1}) \xrightarrow{\langle d_n, s_{n-1} \rangle} (d_n s_1 \dots s_{n-2})$$

$$\xrightarrow{\langle d_{i+1}, s_i \rangle} \dots \xrightarrow{\langle d_{i+2}, s_{i+1} \rangle} (d_{i+2} \dots d_n s_1 \dots s_i)$$

$$\xrightarrow{\langle d_{i+1}, s_i \rangle} \dots \xrightarrow{\langle d_2, s_1 \rangle} (d_2 \dots d_n)$$

$$\xrightarrow{\langle d_1, 0 \rangle} d_1 \dots d_n = D.$$

- SEs the cell passes •
 - An string d₂...d_ns₁...s_{n-1}
 - An (n-1) bits window shifting one bit in each stage from right to left

input label x_n

- Traveling cell state diagram:
 - Initial state: $(d_1...d_n, s_1...s_{n-1})$ •
 - Final state: (d₁...d_n)
 - Transition: •

$$(r_1 \dots r_k, x_1 x_2 \dots x_{n-1}) \xrightarrow{\text{exchange}} (r_1 \dots r_{k-1}, x_1 x_2 \dots x_{n-1})$$

input label x_n output label r_k

$$\xrightarrow[\langle r_k, x_{n-1} \rangle]{\text{unshuffle}} \quad (r_1)$$

$$(r_1\ldots r_{k-1},r_kx_1\ldots x_{n-2})$$

- Consider a USN overlaid on a SN
- USN can undo what SN performs

Deflected cell can return to the state before deflection

Example:



Error correction procedure

- Cell state: $(r_1...r_k, x_1...x_{n-1})$
- Cell should be sent via link $< r_k, x_1 >$ to the next stage
- It is deflected to link $< r'_k$, $x_1 >$
- It goes to node $(x_2...x_{n-1}r'_k)$ in the next stage
- Error correction procedure does not remove the bit r_k
- Instead, it attaches bit x_1 to the routing tag
- New state: $(r_1...r_kx_1, x_2...x_{n-1}r'_k)$
- Then the cell is moved to the USN
- It will be sent via link $\langle x_1, r'_k \rangle$
- It will return to the state before deflection: $(r_1...r_k, x_1...x_{n-1})$
- If cell is deflected in the USN, it can be corrected in SN in a similar way



- Unshuffle links: <0a,1b>
 - Connect outputs 10 or 11 to inputs 00 or 01 of the next stage
- Shuffle links: <1a,0b>
 - Connect outputs 00 or 01 to inputs 10 or 11 of the next stage

Connections

- Consider two nodes $A=(a_1...a_{n-1})$, $B=(b_1...b_{n-1})$
- They are connected via unshuffle link <0b₁,1a_{n-1}> if a₁...a_{n-2}=b₂...b_{n-1}
- They are connected via shuffle link $<1b_{n-1}, 0a_1>$ if $a_2...a_{n-1}=b_1...b_{n-2}$

States and transitions

- Two routing bits required at each stage
- Destincation: D=d₁...d_n
- Initial state:
 - 0d₁...0d_n (Starting from USN)
 - $1d_n \dots 1d_1$ (Starting from SN)
- Cell state: $(c_1r_1...c_kr_k, x_1...x_{n-1})$
- Transitions:
 - $c_k=0 \rightarrow$ unshuffle link
 - $c_k=1 \rightarrow \text{shuffle link}$

$$\begin{cases} c_1 r_1 \dots c_k r_k, x_1 \dots x_{n-1} \\ \begin{pmatrix} \hline \langle 0r_k, 1x_{n-1} \rangle \\ \hline \langle 1r_k, 0x_1 \rangle \\ \hline \end{pmatrix} & (c_1 r_1 \dots c_{k-1} r_{k-1}, r_k x_1 \dots x_{n-2}) & \text{if } c_k = 0, \\ (c_1 r_1 \dots c_{k-1} r_{k-1}, x_2 \dots x_{n-1} r_k) & \text{if } c_k = 1. \end{cases}$$



An example (The previous example)



State transition of cells A and B

error error correction A: 010 -> (111011, 10) -> (1110, 01) -> (111000, 11) -> (1110, 01) -> (11, 10) -> 101

B: 100 -> (101011, 00) -> (1010, 01) -> (10, 10) ->100



$$\begin{cases} \xrightarrow{\langle 0r, 1x_{n-1} \rangle} & (c_1r_1 \dots c_kr_k 1x_{n-1}, rx_1 \dots x_{n-2}) & \text{if } c_kr_k \neq 0r, \\ \xrightarrow{\langle 1r, 0x_1 \rangle} & (c_1r_1 \dots c_kr_k 0x_1, x_2 \dots x_{n-1}r) & \text{if } c_kr_k \neq 1r. \end{cases}$$

State diagram

Transitions for deflection

Point-to-multipoint communications

- A copy network (replicates cells)
- A point-to-point switch

The copy network components

- Running address network (RAN)
- Dummy address encoder (DAE)
- Broadcast banyan network
- Trunk number translator

Acronyms in figure:

- CN: Number of copies
- IR: Index reference
- CI: Copy index
- BCN: Broadcast channel number

An example



Broadcast banyan network

- SEs cam replicate cells
- 3 possibilities (2 bits needed in cell header):
 - Cell goes to output 1
 - Cell goes to output 1
 - Cell is replicated to both outputs
- Generalized self routing algorithm
 - Current bit of all destination addresses are checked at each stage
 - All zero → cell goes through output 0
 - All one → cell goes through output 1
 - Some zero, some one → cell is replicated
 - An example





Broadcast banyan network

- Generalized self routing algorithm
 - Problems
 - A variable number of destination addresses
 - Must be recorded in cell header
 - Must be checked at SEs at each stage
 - Need to be processed for cell header modifications
 - Cell path forms a tree \rightarrow more blocking
 - Solution
 - Boolean interval splitting algorithm

Boolean interval splitting algorithm

- Interval: a set of N-bits numbers between min and max
- Interval represents a set of contiguous destination addresses
- Stage k
 - $min(k-1) = m_1...m_k$
 - $max(k-1) = M_1...M_k$
 - Self routing at stage k:<sup>m_kM_k=00
 </sup>



Boolean interval splitting algorithm

An example





Broadcast banyan network is nonblocking when input cells are

- Monotonic
 - Output port sets are sorted
- Concentrated
 - No idle inputs exists between active outputs
- An example

$$\begin{array}{ll} x_1 = 7 & Y_1 = \{1,3\} \\ x_2 = 8 & Y_2 = \{4,5,6\} \\ x_3 = 9 & Y_3 = \{7,8,10,13,14\} \end{array}$$



RAN, DAE

- percoding process
 - RAN, DAE transform copy numbers into a set of monotonic addresses
- Decoding process
 - TNT determines the real destinations of copies
- RAN, DAE
 - (N/2)Log₂N adders

3

- Log₂N stages
- An example



Concentration

- Eliminate idle inputs between active outputs
- Must be done before broadcast banyan network
 - Berfor RAN, or
 - After DAE
- A reverse banyan network (RBN) can be used



Reverse banyan network

Decoding process

- · When cell leaves broadcast banyan network,
 - The interval in the header is only one address
 - This address = min = max
 - Copy index = this address index reference
 - TNT assigns the actual address to each copy
 - A simple table lookup
 - Search key: BCN and CI



Overflow

- Copy network may not be able to do all copy requests
- An example
- Overflow problems
 - Performance
 - Unfairness



- Unfairness problem
 - Lower numbered inputs will have less overflow
 - Solution: CRAN instead of RAN
 - Adaptively changes RAN sum starting point

CRAN

- Cell header fields
 - Starting indicator (SI)
 - Running sum (RS)
 - Routing address (RA)
- Initial values
 - SI: nonzero only for the starting point
 - RS: the number of copies
 - RA: 1 if port is active, otherwise 0
- At output, as the result:
 - RA has the running sum over activity bits
- A node receiving SI=1
 - Ignores its links
 - · This is propagated
 - Shaded node in the figure



running sum of copy request

running sum of activity bit



CRAN

Header modification in a node



- The next starting point
 - No overflow \rightarrow same as the previous point
 - Overflow → the first port facing the overflow
- RS updating

$$SI_0 = \begin{cases} 1 & \text{if } RS_{N-1} \le N, \\ 0 & \text{otherwise.} \end{cases}$$

$$SI_i = \begin{cases} 1 & \text{if } RS_{i-1} \le N \text{ and } RS_i > N, \\ 0 & \text{otherwise},, \end{cases}$$

- SCN: starting copy number
 - Is sent back via feedback paths to input ports
 - So they know how many copies to serve

$$SCN_0 = RS_0$$
,

$$SCN_{i} = \begin{cases} \min(N - RS_{i-1}, RS_{i} - RS_{i-1}) & \text{if } RS_{i-1} < N \\ 0 & \text{otherwise} \end{cases}$$

Concentration problem

- The starting point in CRAN may not be port 0
- Internal collisions may occur in reverse banyan network (RBN)



 Solution: an additional RAN before RBN

